it cannot be by nature being a RISC implementation.

This statement is just fundamentally wrong. And it looks like someone else explained this better than I did.

There is no core ARM set that has to be implemented by every ARM CPU like x86 does

But there is. There is a base ISA. It looks like you have several fundamental misunderstandings…